D flip-flop with a positive edge clock

          module flop (clk, d, q);

        input  clk, d;
        output reg q;

        always @(posedge clk)
                q <= d;

        endmodule

Get more verilog examples............