Verilog code for tristate element using a concurrent assignment

module three_state (sel,i,o);

        input sel,i;
        output o;

        assign o = (sel) ? i : 1’bZ;

        endmodule