Verilog code for unsigned 8-bit adder with carry in and carry out

module unsigned_adder(a,b,ci,sum,co);

        input [7:0] a;
        input [7:0] b;
        input ci;
        output [7:0] sum;
        output co;

        assign {co,sum} = a + b + ci;

        endmodule